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Abstract—Three-dimensional deconvolution is widely used in
many computer vision applications. However, most previous
works have only focused on accelerating 2D deconvolutional
neural networks (DCNNs) on FPGAs, while the acceleration
of 3D DCNNs has not been studied in depth as they have
higher computational complexity and sparsity than 2D DCNNs.
In this paper, we focus on the acceleration of both 2D and 3D
DCNNs on FPGAs by proposing efficient schemes for mapping
2D and 3D DCNNs on a uniform architecture. By implementing
our design on the Xilinx VC709 platform for four real-life 2D
and 3D DCNNs, we can achieve up to 3.0 TOPS with high
hardware efficiency. Comparisons with CPU and GPU solutions
demonstrate that we can achieve an improvement of up to 63.3×
in throughput relative to a CPU solution and an improvement
of up to 8.3× in energy efficiency compared to a GPU solution.
I. INTRODUCTION
Recently, deconvolution has become widely used in the
fields of computer vision, such as semantic segmentation
[1], generative models [2], and high-resolution imaging [3].
Because 3D images exist in most medical data used in clinical
practice [4], 3D deconvolution has proven to be a better
method than 2D deconvolution in some applications. Although
the computational patterns of 2D and 3D deconvolutions
are very similar, the computational complexity and memory
requirements of 3D deconvolution are much higher than in
2D deconvolution, making it challenging to design efficient
accelerators for them. In addition, deconvolution must insert
‘zero’ into the input image before implementing convolution
operations, leading to the sparsity of the input image as well
as the introduction of invalid operations (i.e., multiplications
of zero). According to our study, the sparsity of the input
features of 3D deconvolution layers is higher than that of 2D
deconvolution layers. As shown in Fig. 1, the sparsity of the
deconvolutional layers in an example of 3D deconvolutional
neural networks (DCNNs) (i.e., 3D-GAN [5]) is clearly higher
than for 2D DCNNs (i.e., DCGAN [2]). Therefore, the sparsity
contributes to the processing engine (PE) workload imbalance
[6].
Many studies [7–9] have primarily focused on accelerating
convolutional neural networks (CNNs) on Field-Programmable
Gate Arrays (FPGAs), due to the beneficial high performance
and energy efficiency of FPGAs. However, to the best of our
knowledge, not much attention has been given to accelerate
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Fig. 1. Sparsity of the deconvolutional layers.
DCNNs, especially in 3D deconvolution. Given the similarity
in the computational patterns of 2D and 3D deconvolutions,
this work focuses on accelerating both of them on FPGA
with a uniform architecture. The contributions of this work
are summarized as follows:
1) We propose a uniform architecture for efficient imple-
mentation of 2D and 3D DCNNs on FPGA.
2) We propose a mapping scheme of 2D and 3D DCNNs on
the uniform architecture, which can efficiently improve
the parallel computational ability and computational
efficiency of the accelerator.
3) As a case study, we implement our design on an Xil-
inx VC709 board for four state-of-the-art 2D and 3D
DCNNs: DCGAN, GP-GAN [10], V-NET [4] and 3D-
GAN. Experimental results show that our implemen-
tation achieves an improvement of up to 63.3× and
291.4× in throughput and energy efficiency relative to
CPU, and a 8.3× energy efficiency gain over GPU.
II. RELATED WORK
Few works have focused on accelerating deconvolutions
[6, 11, 12]. In [11, 12], the researchers addressed the ac-
celerations of the deconvolution in generative adversarial
networks(GANs). Yazdanbakhsh et al. [11] introduced a new
architecture to alleviate the sources of inefficiency associated
with the acceleration of GANs using conventional convolu-
tion accelerators by reorganizing the output computations. In
[12], an end-to-end solution was devised to generate an opti-
mized synthesizable FPGA accelerator from a high-level GAN
specification, alleviating the challenges of inefficiency and
resources underutilization faced by conventional convolutional
accelerators. Yan et al. [6] proposed a novel mapping method
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Fig. 2. An overview of our proposed architecture.
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Fig. 3. Illustration of the process of 2D and 3D deconvolutions.
called input oriented mapping (IOM, i.e., mapping each input
computation task to each PE), which can efficiently overcome
the inefficiency of PE computation. All the above mentioned
works, however, only consider 2D DCNNs. To the best of our
knowledge, we are the first to explore the acceleration of 2D
and 3D DCNNs using a uniform architecture.
III. BACKGROUND
Deconvolution is similar to convolution operations, and the
fundamental difference between them is that the original input
feature maps of deconvolution requires the inseration of ‘zero’
between the original input activations. Fig. 3 shows the process
of 2D and 3D deconvolutions.
As Fig. 3 (a) illustrates, for 2D deconvolution, the original
input map is inserted with ‘zero’ shown in white between the
original input activations colored in gray. A K × K kernel
then performs convolutions with the inserted feature map to
generate an R′ × C ′ output map. Observed from Fig. 3 (b),
the process of 3D deconvolution is similar to that of 2D
deconvolution. The original image is first inserted with ‘zero’
between the rows and columns of the 2D data tiles, which is
identical to 2D deconvolution. In addition, it is also necessary
to insert ‘zero’ planes (i.e., the M1 plane) between every two
2D planes (i.e., the M2 plane) and a K × K × K kernel
then performs convolutions with the inserted feature map to
generate an R′ × C ′ × Z ′ output map.
IV. THE PROPOSED ARCHITECTURE
A. Architecture Overview
Fig. 2 presents an overview of our proposed architecture
for accelerating 2D and 3D deconvolutions. The accelerator
consists of a memory controller, three types of on-chip buffers,
a kernel computation engine, and the adder trees. Due to
limited amount of on-chip memory of FPGAs, the source data
and final results are stored in the off-chip rate memory (i.e.,
the DDR). The memory controller is used for fetching the
input feature maps and weights from the DDR to the on-chip
buffers, and storing the results into the DDR when they are
available. In addition, one output feature map needs Nc (i.e.,
input channels) input feature maps, due to the limited on-chip
memory, it is difficult to cache all the input data needed for
one feature map on chip. Hence, we use blocking to resolve
this issue. We adopt three separate on-chip buffers to store
input, output and weight blocks.
The computation engine is the most important component
of our accelerator, which consists of a Tm group of PEs. In
each group, the PEs are organized as a 3D mesh architecture,
which contains Tn×Tz 2D PE planes. In this work, we regard
the PE plane as a PE array with Tr × Tc PEs. All PEs have
direct connections to the input buffer, while only the leftmost
PEs in each row have access to the weight buffer. The leftmost
PEs in each row are responsible for collecting the results of
the PEs of the same row and then deliver them to the following
adder trees. The adder trees handle the additions of the results
belonging to different feature maps. Tm × Tc × Tz × log2Tn
adders are integrated in the adder trees to support a higher
degree of parallelism.
The architecture of the PE is presented in the right part
of Fig. 2. It consists of two register files (i.e., Ra and Rw)
to buffer the input activations and weights. In addition, three
Overlap First-In-First-Outs (FIFOs) (i.e., FIFO-Vs, FIFO-Hs
and FIFO-Ds) are designed to deliver the overlaps in the
results data from the adjacent PEs. The products yielded by
the multipliers are conditionally added with the data from the
Overlap FIFOs. Once the current results are determined to be
overlaps, they will be sent to the Overlap FIFOs of adjacent
PEs, waiting to be added. Otherwise, they will be sent to the
local Result FIFOs. The results in the local FIFO of the current
PE will be sent to the left PE once they have stored all the
local results.
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Fig. 4. Dataflow of the computation engine.
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Fig. 5. Illustration of the 3D IOM method.
B. 3D IOM Method
Previous studies [11, 12] have adopted the output oriented
mapping (OOM, i.e., mapping each output computation task
to each PE) for the computation of deconvolution layers.
This method, however, does not eliminate invalid operations
thereby resulting in low computational efficiency of the PEs.
In [6], Yan et al. proposed a novel mapping method called
IOM, which can efficiently overcome the inefficiency of PE
computation. Motivated by [6], we propose a 3D version of
IOM for the mapping of 3D deconvolution on the accelerator.
Fig. 5 illustrates the 3D IOM method. I1∼I3 are adjacent
activations of the input map, and they are sent to three adjacent
PEs of the PE array. In the PEs, each activation is multiplied
by the K ×K ×K kernel and generates a K ×K ×K result
block. The results are added to the corresponding location of
the output maps. It is worth noting that some locations may
overlap in the output maps and the overlapped elements of the
same location should be added up to form the resulting output
maps. The overlap results from the PEs which are responsible
for processing I2 and I3 are sent to the PE which is responsible
for processing I1, and point-wise addition is performed. In
each block, the length of the overlapping part is K-S.
In 3D deconvolution, the output feature map size is given
by Eq. (1). Note that IH , IW , ID, OH , OW , OD represent the
height, width and depth of the input maps and output maps.
However, at the edge of the output feature map, there is
additional data padded. Thus, the padded data is removed
from the final output feature map. The final result is equal
to traditional convolution with ‘zero’ inserted into the original
input map.
OH = (IH − 1)× S +K.
OW = (IW − 1)× S +K.
OD = (ID − 1)× S +K.
(1)
We divide the dataflow in the PE arrays into three steps:
Loading activations and weights: Input blocks and weight
blocks are firstly fetched into the input and weight buffers,
activations and weights are loaded into the leftmost PEs in the
3D PE mesh from the input buffers and weight buffers. When
the next column’s PEs are empty, the next group of activations
are loaded into the next column’s PEs in the next cycle. The
activations in each PE are multiplied by all the weights of
the corresponding kernels. The weights are also loaded into
the leftmost PEs at the beginning of the process. When the
weights are multiplied by activations in PEs, the weights are
also sent to the next column’s PEs. The same column’s PEs
shares the weights.
Computing: After the activations and weights are loaded
into the PEs, they are immediately sent to the multiplier to
yield the products in each PE. The results are then sent to the
FIFOs. If the results overlap, they are send to Overlap FIFOs,
else sent to Output FIFOs. Each PE performs K × K × K
multiplications to produce an output block. When th PEs
process the overlapped part of the output blocks, the PEs load
the overlapped elements from their FIFOs, and perform addi-
tions. When the computation process in the direction of input
channels (i.e., Tn) is complete, Tn results are accumulated by
the adder trees.
Writing Back: When all the activations of the input blocks
are complete and the overlaps are accumulated, the results, i.e.,
the output feature map is transferred to the output buffers.
The results are accumulated until the input channels are
complete, and the final outputs of output feature maps are
then transferred to the external memory.
To explain this concept in more detail, we illustrate the
dataflow of the PE arrays after applying the 3D IOM method
on the architecture in Fig. 4. For the sake of simplicity, Fig. 4
only shows the dataflow in a PE array, and the dataflow in
other PE arrays are analogous. Table I lists the definitions used
in the explanation of the dataflow. At stage 0, the activations
I(0,0,0,0)∼I(2,0,0,0) and weights W(0,0,0,0,0) are sent sepa-
rately to the leftmost columns of the PEs in the PE array, i.e.
PE00,0∼PE02,0, and they are multiplied.The overlaps produced
from PE01,0∼PE02,0 is sent to their FIFO-Vs. At stage 1,
activations I(0,1,0,0)∼I(2,1,0,0) are loaded into PE00,1∼PE02,1.
W(0,0,0,0,0) are moved to PE00,1∼PE02,1, and they are then
multiplied by the activations I(0,1,0,0)∼I(2,1,0,0). Meanwhile,
PE00,0∼PE02,0 performs the multiplication by W(0,1,0,0,0). The
TABLE I
DEFINITION OF THE PARAMETERS.
Parameter Description
I(ih,iw ,id,ic) input activation from the icth input channel
W(kh,kw ,kd,ic,oc) weight from the icth channel of the octh filter
W(kh,kw ,kd,ic,oc) weight from the icth channel of the octh filter
overlaps produced by PE00,1∼PE02,1 are then sent to their FIFO-
Hs, and the overlaps produced by PE01,0∼PE02,1 are sent to
their FIFO-Vs. At stage 2, activations I(0,2,0,0)∼I(2,2,0,0) are
loaded into PE00,2∼PE02,2. In the meantime, W(0,0,0,0,0) and
W(0,1,0,0,0) are moved to PE00,2∼PE02,2 and PE00,1∼PE02,1, and
then multiplied by the corresponding activations. The overlaps
produced by PE00,2∼PE02,2 are sent to their FIFO-Hs, and the
overlaps produced by PE01,0∼PE02,1 are sent to their FIFO-Vs.
C. Support for The Accelerations of 2D and 3D DCNNs
Our architecture is able to support the acceleration of both
2D and 3D DCNNs. For 3D DCNNs, Tz PE arrays are used
for the computations of an input feature map. In this way,
Tn×Tz PE arrays can accelerate the computation of Tn input
feature maps simultaneously. For 2D DCNNs, we map the
computations of an input feature map onto a PE array. Since
the input feature maps are two-dimensional, we can use Tn×
Tz PE arrays to compute Tn × Tz input feature maps in the
meantime, while maintaining the size of the PE arrays (i.e.,
Tr×Tc). In this case, the FIFO-D in each PE is disabled since
there is no dataflow between adjacent PE arrays. Note that
the dataflow in the PE arrays are identical when mapping 2D
and 3D DCNNs on the computation engine. Since few control
logics are required for supporting both 2D and 3D DCNNs in
each PE, we omit the architecture details in Fig. 2.
V. EXPERIMENTAL RESULTS
As a case study, we evaluate our design using four repre-
sentative DCNN models: DCGAN, GP-GAN, 3D-GAN and
V-Net. All the deconvolutional layers of the selected DCNNs
have uniform 3× 3 and 3× 3× 3 filters.
We quantitatively compare our FPGA implementation of 2D
and 3D DCNNs with two other platforms: (1) a ten-core Intel
E5 CPU (2.8 GHz) and (2) a NVIDIA GeForce GTX 1080
GPU. Our accelerator design is implemented on the Xilinx
VC709 clocked at 200MHz, which contains a Virtex-7 690t
FPGA and two 4GB DDR3 DRAMs.
Table II illustrates the configuration of the parameters of
our benchmarks. Note that we use 16-bit fixed activations and
weights for all the benchmarks in our experiment. To avoid
the reconfiguration overhead, we use an accelerator with fixed
configurations for all the benchmarks. We use Tm×Tn×Tz×
Tr × Tc = 2, 048 PEs in total.
Table III reports the resource utilization of our accelerator.
The Digital Signal Processors (DSPs) and Look-up Tables
(LUTs) dominate the resource consumption, and mainly uti-
lized for implementing multipliers and adders, respectively.
Fig. 6 presents PE utilization about the accelerator. Note that
the PE utilization is defined as the ratio of the computation
time occupied in total time. For all benchmarks, our accelera-
tor can achieve up over 90% of PE utilization. It demonstrates
TABLE II
CONFIGURATIONS OF THE COMPUTATION ENGINE.
Benchmarks Tm Tn Tz Tr Tc data width
2D DCNNs 2 64 1 4 4 16
3D DCNNs 2 16 4 4 4 16
TABLE III
RESOURCE UTILIZATION OF XILINX VC709.
Resource DSP48Es BRAMs Flip-Flops LUTs
Utilization 2304 712 566182 292292
percentage(%) 64.00 48.44 65.34 67.48
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Fig. 6. Results for 2D and 3D DCNNs: (a) the PE utilization; (b) throughput.
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the effectiveness of our mapping and the uniform architecture
for 2D and 3D deconvolutions. Note that the fourth layers
of DCGAN and GP-GAN are bottlenecked by the memory
access, which results in a reduction of PE utilization. In
addition, it is also clear from Fig. 6 that we can achieve
state-of-the-art performance (1.5TOPS∼3.0TOPS) for all the
benchmarks. Because the higher sparsity of 3D deconvolution
and the large amount of data delivered between PEs, the
performance of 3D deconvolution on FPGA outperforms that
of 2D deconvolution.
For the benchmarks in our experiment, we compare our
work with CPU and GPU, as shown in Fig. 7. The performance
of our method on the accelerator outperforms that of the CPU
by 22.7× to 63.3×. Concerning energy efficiency, our method
outperforms the CPU by 104.7× to 291.4× and outperforms
the GPU by 3.3× to 8.3×.
VI. CONCLUSION
In this paper, we proposed a 2D and 3D deconvolution
accelerator based on a uniform architecture on FPGA. We
employed a mapping scheme of 2D and 3D deconvolutions
on this architecture. To the best of our knowledge, this is the
first work to implement 2D and 3D DCNNs on FPGA. By
exploring the data transference between adjacent PEs without
invalid operations, our design achieves an acceleration of
63.3× compared with CPU implementation, and an energy
efficiency improvement of 8.3× compared with designs run-
ning on a GTX 1080 GPU.
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